

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE.
United States Patent and Trademark Office
Address COMMISSIONER OF PATENTS AND TRADEMARKS
Washington D C 202.01
www.uspto.gov

APPLICATION NO.		LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09 918,183	09/918,183 07/30/2001		Daniel B. D'Souza	00-464	2696	
24319	7590	04.01.2003				
LSI LOGIC			EXAMINER			
1621 BARB MS D-106,		EPARTMENT	PATEL, PARESH H			
MILPITAS, CA 95035				ART UNIT	PAPER NUMBER	
				2829		
				DATE MAILED: 04/01/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

· · ·		Application No		Applicant(s)	.7/					
		09/918,183		D'SOUZA, DANIEL	. B. 🔑					
	Office Action Summary	Examiner		Art Unit						
		Paresh Patel		2829						
The MAILING DATE of this communication appears on the cover sheet with the correspondence address										
Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM										
THE N - Exter after - If the - If NO - Failu - Any r	MAILING DATE OF THIS COMMUNICATION. issions of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period vie to reply within the set or extended period for reply will, by statute eply received by the Office later than three months after the mailing indicate term adjustment. See 37 CFR 1.704(b).	36(a) In no event, how within the statutory mixill apply and will expire , cause the application	vever, may a reply be tim nimum of thirty (30) day: s SIX (6) MONTHS from to become ABANDONE	nely filed s will be considered timely the mailing date of this coi D (35 U S.C. § 133)	mmunication					
1)[Responsive to communication(s) filed on 17.5	lanuary 2003								
2a)□	This action is FINAL 2b)⊠ Th	is action is non-	final.							
3)	Since this application is in condition for allowa	ance except for f	ormal matters, pr	osecution as to the	e merits is					
•	closed in accordance with the practice under on of Claims		, 1935 C.D. 11, 4	53 O.G. 213.						
4) Claim(s) 1-20 is/are pending in the application.										
4a) Of the above claim(s) <u>10-20</u> is/are withdrawn from consideration.										
5)	Claim(s) is/are allowed.									
6)⊠ Claim(s) <u>1-9</u> is/are rejected.										
	· · · · · · · · · · · · · · · · · · ·									
8) Claim(s) are subject to restriction and/or election requirement.										
	on Papers	r								
9) The specification is objected to by the Examiner.										
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.										
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). 11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.										
If approved, corrected drawings are required in reply to this Office action.										
12) ☐ The oath or declaration is objected to by the Examiner.										
,	inder 35 U.S.C. §§ 119 and 120									
•	Acknowledgment is made of a claim for foreign	n priority under 3	5 U.S.C. § 119(a)-(d) or (f).						
, —	☐ All b)☐ Some * c)☐ None of:									
,	1. Certified copies of the priority documents have been received.									
	2. Certified copies of the priority documents have been received in Application No.									
 Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 										
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).										
a) The translation of the foreign language provisional application has been received. 15) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.										
Attachmen		o priority under	22 0.0.0. 33 120	· · · · · · · · · · · · · · · · · · ·						
1) Notice 2) Notice	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449) Paper No(s) 2.	4)		/ (PTO-413) Paper No(9 Patent Application (PTC						

Application/Control Number: 09/918,183

Art Unit: 2829

DETAILED ACTION

Election/Restrictions

Applicant's election of Group I (Claims 1-9) in Paper No. 4 is acknowledged.

Because applicant did not distinctly and specifically point out the supposed errors in the restriction requirement, the election has been treated as an election without traverse (MPEP § 818.03(a)).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-9 are rejected under 35 U.S.C. 103(a) as being unpatentable over D'Souza et al. (US 5396170) in view of DeHaven et al. (US 6411116).

Regarding claim 1, D'Souza et al. (hereinafter D'Souza) in fig. 9 discloses : a plurality of DRAM dies [908a-908d], wherein each DRAM die has a test data in pad [contact terminal of TDI at 908a] and a test data out pad [contact terminal of TDO at 908a]; and

conductive connections [electrical connection between TDO of 908a and TDI of 908b] interconnecting the test data out and test data in pads of the DRAM dies.

D'Souza does not disclose a plurality of DRAM dies on the wafer and conductive connection providing that said **DRAM's can be burned-in on the wafer**. Rather,

Application/Control Number: 09/918,183

, Art Unit: 2829

D'Souza discloses DRAM dies are mounted on a printed circuit board [902] of probe card [900]. Here the DRAM dies are used to conduct test on DUT [952 of fig. 10].

DeHaven et al. (hereinafter DeHaven) in fig. 3-5 discloses a plurality of DRAM dies [34 and see lines 53-59 of column 3] on the wafer [16] and said conductive connection providing that said DRAM's can be burned-in on the wafer [lines 35-44 of column 3]. It would have been obvious to a person having ordinary skill in the art at the time the invention to use connection of DRAM dies of D'Souza with the wafer as taught by DeHaven, in order to study reliability and functionality of individual dies on a wafer before singulating and shipping, because individual testing of DUT (packaged chip or die) is costly if failure rate is higher during manufacturing process (also see lines 44-67 of column 2).

Regarding claim 2, D'Souza discloses: DRAM dies are IEEE1149.1 compliant [lines 49-52 of column 13], and include Test Data In (TDI), Test Data Out (TDO), Test Clock (TCK), and Test Mode Set (TMS) pads [see fig. 9].

Regarding claim 3, D'Souza discloses: TDO pad of each DRAM die is connected to the TDI pad of next DRAM die [see fig. 9].

Regarding claims 4-5, D'Souza discloses: TMS and TCK pads of the DRAM dies are connected in parallel [see fig. 9] via metal lines [conductive lines connecting TMS and TCK to 908a-d] running along a scribe area [area of 900].

Regarding claim 6, D'Souza discloses the DRAM dies are arranged in rows [see fig. 9], and each DRAM die in a given row is daisy chained to the next DRAM die in the raw [fig. 9].

Application/Control Number: 09/918,183

, Art Unit: 2829

Regarding claims 7-8, D'Souza discloses metal line to connect two DRAM dies [conductive lines connecting TDO and TDI to 908a-d]. DeHaven and D'Souza discloses claimed invention except for last DRAM die in raw is daisy chained to the first DRAM die in the next raw. It would have been an obvious matter of design choice to connect last DRAM die in raw is daisy chained to the first DRAM die in the next raw, since applicant has not disclosed that last DRAM die in raw is daisy chained to the first DRAM die in the next raw solves any stated problem or is for any particular purpose and it appears that the invention would perform equally well with combination of DeHaven and D'Souza.

Regarding claims 9, DeHaven discloses the DRAM dies on the wafer are connected to the power busses [26-28 of column 9].

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Paresh Patel whose telephone number is 703-306-5859. The examiner can normally be reached on M-F (8:30 to 4:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kammie Cuneo can be reached on 703-308-1233. The fax phone numbers for the organization where this application or proceeding is assigned are 703-872-9318 for regular communications and 703-872-9319 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

Paresh Patel March 18, 2003

KAMAND CUNEO

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800